Flexible Block-Multiplier Generation

نویسندگان

  • H. M. A. M. Arts
  • Jos T. J. van Eijndhoven
  • Leon Stok
چکیده

In a high level synthesis environment there is a strong need for flexible module generators. For the generation of regular structures efficient dedicated module generators can be built. This paper describes the structure of a ’block– multiplier’, which features a wide range of area–time tradeoffs maintaining efficiency. The structure makes it possible to implement a fully serial or a fully parallel multiplier and many combinations in between. A new concept for the Carry–Hold circuitry plays a key role. The theoretically derived formulas which describe the relations between the area, timing and bitwidth of this multiplier structure are verified by a large number of experiments.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A flexible multiplication unit for an FPGA logic block

FPGAs are increasingly being applied to DSP applications but are often inefficient in space and time compared with dedicated DSP chips, particularly for multiplication-based operations. To improve FPGA arithmetic performance, a flexible multiplication unit and configurable carry logic circuitry suitable for incorporation into a FPGA logic block are proposed. The multiplier unit is based on a mo...

متن کامل

Area Flexible GF(2k) Elliptic Curve Cryptography Coprocessor

Elliptic curve cryptography (ECC) is popularly defined either over GF(p) or GF(2 k). This research modifies a GF(p) multiplication algorithm to make it applicable for GF(2 k). Both algorithms, the GF(p) and GF(2 k) one, are designed in hardware to be compared. The GF(2 k) multiplier is found faster and small. This GF(2 k) multiplier is further improved to benefit in speed, it gained more than 4...

متن کامل

Modified Booth Multiplier using Wallace Structure and Efficient Carry Select Adder

The multiplier forms the core of systems such as FIR filters, Digital Signal Processors and Microprocessors etc. This paper presents a model of two different 16X16 bit multipliers. First is Radix-4 Multiplier with SQRT CSLA and Second one is Radix -4 multiplier with Modified SQRT CSLA. Modified Booth Algorithm is used for Partial Products Generation. Wallace Tree Structure is used to accumulate...

متن کامل

A SIMPLIFIED LAGRANGIAN MULTIPLIER APPROACH FOR FIXED HEAD SHORT-TERM HYDROTHERMAL SCHEDULING

This paper presents a simplifiedlagrangian multiplier based algorithm to solve the fixed head hydrothermalscheduling problem. In fixed head hydrothermal scheduling problem, waterdischarge rate is modeled as quadratic function of hydropower generation andfuel cost is modeled as quadratic function of thermal power generation. Thepower output of each hydro unit varies with the rate of water discha...

متن کامل

FLEXIBLE RECONFIGURABLE MULTIPLIER BLOCKS SUITABLE FOR ENHANCING THE ARCHITECTURE OF FPGAs

A new architecture is proposed for configurable blocks which can be used to dynamically construct multipliers. An array of these blocks are capable of being configured to perform any 8m by 8n bits signed/unsigned binary multiplication. The new design is based on the radix-4 overlapped multiple-bit scanning algorithm. This yields excellent multiplication times, at the same time allowing multiply...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1991